

Fig. 1A




Fig. 1B




Fig. 1C




Fig. 2




Fig. 3




Fig. 4




Fig. 5





Fig. 6



NOTE: Each READ command may be to either bank. DQM is LOW.

Fig. 7





Fig. 8



NOTE: A CAS latency of three is used for illustration. The READ command may be to any bank, and the WRITE command may be to any bank. If a CAS latency of one is used, then DQM is not required.

 DON'T CARE

Fig 9




Fig. 10





Fig. 11



NOTE: A CAS latency of two is used for illustration. The WRITE command may be to any bank and the READ command may be to any bank. DQM is LOW. A READ to the bank undergoing the WRITE ISM operation may output invalid data. See Tables 4 and 5.

 DON'T CARE

Fig. 12

Coming out of a power-down sequence (active), tCKS (CKE setup time) must be greater than or equal to 3ns.




Fig. 13


ADDRESS RANGE


			Bank	Row	Column
Bank 3	3	FFF	FFF	FFF	256K-Word Block 14
	3	C00	FFF	00H	256K-Word Block 13
	3	8FF	FFF	00H	256K-Word Block 12
	3	800	FFF	00H	256K-Word Block 11
Bank 2	2	7FF	FFF	00H	256K-Word Block 10
	2	400	FFF	00H	256K-Word Block 9
	2	3FF	FFF	00H	256K-Word Block 8
	2	000	FFF	00H	256K-Word Block 7
Bank 1	1	FFF	FFF	00H	256K-Word Block 6
	1	C00	FFF	00H	256K-Word Block 5
	1	8FF	FFF	00H	256K-Word Block 4
	1	800	FFF	00H	256K-Word Block 3
Bank 0	0	7FF	FFF	00H	256K-Word Block 2
	0	400	FFF	00H	256K-Word Block 1
	0	3FF	FFF	00H	256K-Word Block 0
	0	000	FFF	00H	256K-Word Block 0

~210

~220

Word-wide (x16)

 Software Lock = Hardware-Lock Sectors
RP# = V_{HH} to unprotect if either the
block protect or device protect bit is set.

 Software Lock = Hardware-Lock Sectors
RP# = V_{CC} to unprotect but must be V_{HH}
if the device protect bit is set.

See BLOCK PROTECT/UNPROTECT SEQUENCE for
detailed information.

Fig. 15






Fig. 16

Start (WRITE completed)



WRITE Successful

```
graph TD; SR3{SR3 = 0?} -- YES --> Success([WRITE Successful]);
```

Fig. 17




Fig. 18




Fig. 19




Fig. 20




Fig. 21




Fig. 22




Fig. 23




Fig. 24




Fig. 25





Fig. 26



DON'T CARE
 UNDEFINED

Fig. 27




Fig. 28





Fig. 29



300 ↗

Fig. 32